## FEATURES

80 MSPS sample rate<br>80 dBFS signal-to-noise ratio<br>Transformer-coupled analog input<br>Single PECL clock source<br>Digital outputs<br>True binary format<br>3.3 V and 5 V CMOS-compatible

## APPLICATIONS

Low signature radar
Medical imaging
Communications instrumentation
Instrumentation
Antenna array processing

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

## PRODUCT HIGHLIGHTS

1. Guaranteed sample rate of 80 MSPS.
2. Input signal conditioning with optimized noise performance.
3. Fully tested and guaranteed performance.
[^0]
## AD10678

## TABLE OF CONTENTS

Features ..... 1
Applications. .....  1
General Description ..... 1
Functional Block Diagram ..... 1
Product Highlights ..... 1
Table of Contents .....  2
Revision History .....  2
Specifications. ..... 3
DC Specifications .....  3
Digital Specifications .....  3
AC Specifications ..... 4
Switching Specifications .....  5
Absolute Maximum Ratings .....  6
Explanation of Test Levels ..... 6
Operating Range. .....  6
ESD Caution. .....  6
REVISION HISTORY
5/06-Rev. B to Rev. C
Changes to Figure 9 .....  9
Edits to Table 8 ..... 15
Edits to Figure 22 ..... 16
3/05-Rev. A to Rev. B
Changes to Figure 1 .....  1
Changes to Figure 2 and Figure 3 .....  7
Added Figure 7 to Figure 9 .....  8
Reformatted Table 7 .....  8
Changes to Figure 10 .....  9
Reformatted Theory of Operation Section ..... 13
Changes to Figure 22 ..... 15
12/03-Rev. 0 to Rev. A
Updated format

$\qquad$
.Universal
Changes to AC Specifications Table Footnotes .....  4
Changes to Table 1 .....  3
Changes to Table 3 .....  .6
Changes to Figure 11. ..... 10
Changes to Theory of Operation. ..... 13
Changes to Ordering Guide ..... 20
Test Circuits .....  7
Pin Configurations and Function Descriptions .....  8
Typical Performance Characteristics ..... 10
Terminology ..... 12
Theory of Operation ..... 13
Thermal Considerations. ..... 13
Input Stage ..... 13
Encoding the AD10678 ..... 13
Output Loading ..... 13
Analog and Digital Power Supplies. ..... 13
Analog and Digital Grounding. ..... 14
Other Notes. ..... 14
Evaluation Board. ..... 14
Outline Dimensions ..... 19
Ordering Guide ..... 19

## SPECIFICATIONS

## DC SPECIFICATIONS

$\mathrm{AV}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{EV}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, differential encode $=80 \mathrm{MSPS}, \mathrm{C}_{\mathrm{LOAD}} \leq 10 \mathrm{pF}$, unless otherwise noted.
Table 1.

| Parameter | Test Level | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RESOLUTION |  |  | 16 |  | Bits |
| Offset Error | I | -0.30 | +0.12 | +0.30 | \%FS |
| Gain Error | I | -7 |  | +7 | \%FS |
| Differential Nonlinearity (DNL) | V |  | $\pm 0.7$ |  | LSB |
| Integral Nonlinearity (INL) | V |  | $\pm 4$ |  | LSB |
| TEMPERATURE DRIFT |  |  |  |  |  |
| Offset Error | V |  | 13 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Gain Error | V |  | 200 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| POWER SUPPLY REJECTION RATIO (PSRR) | V |  | 60 |  | dB |
| ANALOG INPUTS (AIN, $\overline{\text { AIN }})^{1}$ |  |  |  |  |  |
| Differential Input Voltage Range | V |  | 2.15 |  | V p-p |
| Differential Input Resistance | V |  | 50 |  | $\Omega$ |
| Differential Input Capacitance | V |  | 2.5 |  | nF |
| Input Bandwidth | IV | 0.40 |  | 220 | MHz |
| VSWR ${ }^{2}$ | V |  | 1.04:1 |  | Ratio |
| POWER SUPPLY ${ }^{3}$ |  |  |  |  |  |
| Supply Current |  |  |  |  |  |
| $1 \mathrm{AV}_{c c}\left(\mathrm{AV}_{\text {cc }}=5.0 \mathrm{~V}\right)$ | 1 |  | 0.95 | 1.1 | A |
| $1 E V_{c c}\left(\mathrm{EV}_{\text {Vc }}=3.3 \mathrm{~V}\right)$ | I |  | 0.15 | 0.2 | A |
| IV $\mathrm{V}_{\text {D }}\left(\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}\right)$ | I |  | 0.49 | 0.625 | A |
| Total Power Dissipation ${ }^{4}$ | 1 |  | 6.86 | 8.0 | W |

${ }^{1}$ Measurement includes the recommended interface connector.
${ }^{2}$ Input VSWR, see Figure 18.
${ }^{3}$ Supply voltages should remain stable within $\pm 5 \%$ for normal operation.
${ }^{4}$ Power dissipation measured with encode at rated speed and -6 dBFS analog input at 10 MHz .

## DIGITAL SPECIFICATIONS

$\mathrm{AV}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{EV}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, differential encode $=80 \mathrm{MSPS}, \mathrm{C}_{\mathrm{LOAD}} \leq 10 \mathrm{pF}$, unless otherwise noted.
Table 2.

| Parameter | Test Level | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ENCODE INPUTS (ENCODE, ENCODE) <br> Differential Input Voltage Range <br> Differential Input Resistance <br> Differential Input Capacitance | $\begin{aligned} & \mathrm{IV} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | 0.4 | $\begin{aligned} & 100 \\ & 160 \end{aligned}$ |  | $\begin{aligned} & \text { Vp-p } \\ & \Omega \\ & \mathrm{pF} \\ & \hline \end{aligned}$ |
| LOGIC OUTPUTS (D15 to D0) <br> Logic Compatibility <br> Logic 1 Voltage $\mathrm{I}_{\text {LOAD }} \leq 100 \mathrm{~mA}$ <br> Logic 0 Voltage $\mathrm{I}_{\mathrm{LOAD}} \leq 100 \mathrm{~mA}$ <br> Output Coding <br> Series Output Resistance per Bit | $\begin{aligned} & \text { IV } \\ & \text { IV } \end{aligned}$ |  | CMOS $0.9 \times V_{D D}$ <br> 0.4 <br> True binary $120$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \Omega \end{aligned}$ |

## AD10678

## AC SPECIFICATIONS

$A V_{C C}=5 \mathrm{~V}, E V_{C C}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, differential encode $=80 \mathrm{MSPS}, \mathrm{C}_{\mathrm{LOAD}} \leq 10 \mathrm{pF}$, unless otherwise noted.
Table 3.


[^1]
## Preliminary Technical Data

## SWITCHING SPECIFICATIONS

$\mathrm{AV}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{EV}$ CC $=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, differential encode $=80 \mathrm{MSPS}, \mathrm{C}_{\mathrm{LOAD}} \leq 10 \mathrm{pF}$, unless otherwise noted.
Table 4.

| Parameter | Test Level | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MAXIMUM CONVERSION RATE | I | 80 |  |  | MSPS |
| MINIMUM CONVERSION RATE | IV |  |  | 30 | MSPS |
| DUTY CYCLE | IV | 40 |  | 60 | \% |
| ENCODE INPUTS PARAMETERS <br> Encode Period @ 80 MSPS, tenc <br> Encode Pulse Width High @ 80 MSPS, tench <br> Encode Pulse Width Low @ 80 MSPS, tencl | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 12.5 \\ & 6.25 \\ & 6.25 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ ns |
| ENCODE/DATA (D15:D0) <br> Propagation Delay, tpDH Valid Time, tpdL |  |  | $\begin{aligned} & 6.7 \\ & 7.3 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| ENCODE/DATA READY ${ }^{1}$ <br> Encode Rising to Data Ready Falling, tor_F Encode Rising to Data Ready Rising, tor_R |  |  | $\begin{aligned} & 12.6 \\ & 6.4 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| DATA READY/DATA ${ }^{1}$ <br> Data Ready to Data (Hold Time) tr_DR $^{\text {DR }}$ Data Ready to Data (Setup Time) ts_dr |  |  | $\begin{aligned} & 10 \\ & 1 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| APERTURE DELAY, $\mathrm{t}_{\text {A }}$ | V |  | 480 |  | ps |
| APERTURE UNCERTAINTY (JITTER), t | V |  | 500 |  | fs rms |
| PIPELINE DELAYS | V |  | 10 |  | Cycles |

[^2]
## ABSOLUTE MAXIMUM RATINGS

Table 5.

| Parameter | Rating |
| :--- | :--- |
| $\mathrm{AV}_{\mathrm{cc}}$ to AGND | 0 V to 7 V |
| $\mathrm{EV}_{\mathrm{CC}}$ to AGND | 0 V to 6 V |
| $\mathrm{~V}_{\mathrm{DD}}$ to DGND | -0.5 V to +3.8 V |
| Analog Input Voltage | 0 V to AV CC |
| Analog Input Current | 25 mA |
| Encode Input Voltage | 0 V to 5 V |
| Digital Output Voltage | -0.5 V to VDD |
| Maximum Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Storage Temperature Range Ambient | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Operating Temperature Ambient | $92^{\circ} \mathrm{C}$ |

Table 6. Output Coding (True Binary)

| Code | AIN (V) | Digital Output |
| :--- | :--- | :--- |
| 65535 | +1.1 | 1111111111111111 |
| $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | 1000000000000000 |
| 32768 | 0 | 0111111111111111 |
| 32767 | -0.000034 | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | - | 0000000000000000 |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## EXPLANATION OF TEST LEVELS

I. $100 \%$ production tested.
II. $100 \%$ production tested at $25^{\circ} \mathrm{C}$ and sample tested at specified temperatures.
III. Sample tested only.
IV. Parameter is guaranteed by design and characterization testing.
V. Parameter is a typical value only.
$100 \%$ production tested at $25^{\circ} \mathrm{C}$; guaranteed by design and characterization testing for industrial temperature range; $100 \%$ production tested at temperature extremes for military devices.

## OPERATING RANGE

Operating ambient temperature range: $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. See the Thermal Considerations section.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


## TEST CIRCUITS



Figure 2. Timing Diagram


Figure 3. Analog Input Stage


Figure 4. Equivalent Encode Input


Figure 6. Data-Ready Output

## AD10678

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 7. Pin Configuration P1 (See Figure 22)


Figure 8. Pin Configuration P2 (See Figure 22)


Figure 9. Pin Configuration P3 (See Figure 22)

Table 7. Pin Function Descriptions

| P1 Pin No. ${ }^{1}$ | P2 Pin No. ${ }^{2}$ | P3 Pin No. ${ }^{3}$ | Mnemonic | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1, 2, 6, 10, 14, 18, 19 | 1, 2, 9, 11, 13, 15, 20 | N/A | DGND | Digital Ground. |
| $3,5,7,9,11,13,15,17$ | $4,6,8,10,12,14,16,18$ | N/A | Dout | Data Bit Output. |
| N/A | 3, 5, 7, 17, 19 | N/A | +3.3 VD | Digital Voltage ( $\mathrm{V}_{\mathrm{DD}}$ ). |
| 4, 8, 12, 16 | N/A | N/A | NC | No Connection. |
| 20 | N/A | N/A | DRY | Data Ready Output. |
| N/A | N/A | 1,3 | +3.3 VE | Encode Voltage (EV $\mathrm{V}_{\text {cc }}$ ). |
| N/A | N/A | 2, 4, 6, 8 | +5.0 VA | Analog Voltage ( $\mathrm{AV}_{\text {cc }}$ ). |
| N/A | N/A | 5, 7, 9 to 11, 13, 16, 18 to 20 | AGND | Analog Ground. |
| N/A | N/A | 12 | AIN | Analog Input. |
| N/A | N/A | 14 | $\overline{\text { AIN }}$ | $\overline{\text { Analog Input ( }}$ ( ${ }^{\text {amplement). }}$ |
| N/A | N/A | 15 | ENCODE | Encode Input. |
| N/A | N/A | 17 | ENCODE | $\overline{\text { Encode Input (Complement). }}$ |

[^3]

INTERFACE NOTES:
SUGGESTED INTERFACE MANUFACTURER: SAMTEC
INTERFACE PART NUMBERS FOR P1-P3: FSI-110-03-G-D-AD-K-TR (20-PIN)
HOLES 1-4 ACCOMMODATE 2-56 THREADED HARDWARE. USE FOUR 2-56 NUTS FOR SECURING THE PART TO INTERFACE PCB.
MANUFACTURER: BUILDING FASTENERS
PART NUMBER: HNSS256
DIGIKEY \#: H723-ND
ALL METAL HARDWARE TO BE TORQUED TO 1.0 INCH-POUND.
CARE MUST BE TAKEN WHEN TIGHTENING HARDWARE ADJACENT TO SURFACE-MOUNTED COMPONENTS TO AVOID DAMAGE.

Figure 10. Interface PCB Assembly, Top View (Dimensions Shown in Inches)

## AD10678

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure. 11. Single-Tone at 2.5 MHz


Figure 12. Single-Tone at 10 MHz


Figure 13. Single-Tone at 32 MHz


Figure 14. Single-Tone at 70 MHz


Figure 15. Two-Tone at 10.1 MHz and 12.1 MHz


Figure 16. Two-Tone at 70 MHz and 72 MHz


Figure 17. Gain Flatness


Figure 18. Analog Input VSWR


Figure 19. SFDR and SNR vs. Analog Input Level



Figure 20. SFDR and SNR vs. Analog Input Frequency

## AD10678

## TERMINOLOGY

## Analog Bandwidth

The analog input frequency at which the spectral power of the fundamental frequency (as determined by the FFT analysis) is reduced by 3 dB .

## Aperture Delay

The delay between the $50 \%$ point on the rising edge of the ENCODE command and the instant at which the analog input is sampled.

## Aperture Uncertainty (Jitter)

The sample-to-sample variation in aperture delay.

## Differential Nonlinearity (DNL)

The deviation of any code from an ideal 1 LSB step.

## Encode Pulse Width/Duty Cycle

Pulse width high is the minimum amount of time that the encode pulse should be left in Logic 1 state to achieve rated performance; pulse width low is the minimum time that the encode pulse should be left in low state. At a given clock rate, these specifications define an acceptable encode duty cycle.

## Integral Nonlinearity (INL)

The deviation of the transfer function from a reference line measured in fractions of 1 LSB using a best straight line determined by a least square curve fit.

## Harmonic Distortion

The ratio of the rms signal amplitude to the rms value of the worst harmonic component.

## Maximum Conversion Rate

The encode rate at which parametric testing is performed.

## Minimum Conversion Rate

The encode rate at which the SNR of the lowest analog signal frequency drops by no more than 3 dB below the guaranteed limit.

## Output Propagation Delay

The delay between the $50 \%$ point of the rising edge of the ENCODE command and the time when all output data bits are within valid logic levels.

## Power Supply Rejection Ratio (PSRR)

The ratio of a change in output offset voltage to a change in power supply voltage.

## Signal-to-Noise and Distortion (SINAD)

The ratio of the rms signal amplitude (set at 1 dB below full scale) to the rms value of the sum of all other spectral components, including the first five harmonics and dc. Can be reported in dBc (that is, degrades as signal level is lowered) or in dBFS (always related back to converter full scale).

## Signal-to-Noise Ratio (SNR)

The ratio of the rms signal amplitude (set at 1 dB below full scale) to the rms value of the sum of all other spectral components, excluding the first five harmonics and dc. Can be reported in dBc (that is, degrades as signal level is lowered) or in dBFS (always related back to converter full scale).

## Spurious-Free Dynamic Range (SFDR)

The ratio of the rms signal amplitude to the rms value of the peak spurious spectral component. The peak spurious component may or may not be an harmonic. Can be reported in dBc (such as, degrades as signal level is lowered) or in dBFS (always related back to converter full scale).

Two-Tone Intermodulation Distortion Rejection (IMD)
Ratio of the rms value of either input tone to the rms value of the worst third-order intermodulation product; reported in dBc .

Voltage Standing-Wave Ratio (VSWR)
The ratio of the amplitude of the elective field at a voltage maximum to that at an adjacent voltage minimum.

## THEORY OF OPERATION

The AD10678 uses four parallel, high speed ADCs in a correlation technique to improve the dynamic range of the ADCs. The technique consists of summing the parallel outputs of the four converters to reduce the uncorrelated noise introduced by the individual converters. Signals processed through the high speed adder are correlated and summed coherently. Noise is not correlated and sums on an rms basis.

The four high speed ADCs use a three-stage subrange architecture. The AD10678 provides complementary analog input pins, AIN and AIN. Each analog input is centered around 2.4 V and should swing $\pm 0.55 \mathrm{~V}$ around the reference. Because AIN and $\overline{\text { AIN }}$ are 180 degrees out of phase, the differential analog input signal is 2.15 V p-p.

The analog input is designed for a $50 \Omega$ input impedance for easy interface to commercially available cables, filters, drivers, and so on.

The AD10678 encode inputs are ac-coupled to a PECL differential receiver/driver. The output of the receiver/driver provides a clock source for a 1:5 PECL clock driver and a PECL-to-TTL translator. The 1:5 PECL clock driver provides the differential encode signal for each of the four high speed ADCs. The PECL-to-TTL translator provides a clock source for the complex programmable logic device (CPLD).

The digital outputs from the four ADCs drive $120 \Omega$ series output terminators and are applied to the CPLD for postprocessing. The digital outputs are added together in the complex programmable logic device through a ripple-carry adder, which provides the 16-bit data output. The AD10678 provides valid data following 10 pipeline delays. The result is a 16 -bit parallel digital CMOS-compatible word coded as true binary.

## THERMAL CONSIDERATIONS

Due to the high power nature of the part, it is critical that the following thermal conditions be met for the part to perform to data sheet specifications. This also ensures that the maximum junction temperature $\left(150^{\circ} \mathrm{C}\right)$ is not exceeded.

- Operation temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ must be within $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
- All mounting standoffs should be fastened to the interface PCB assembly with 2-56 nuts. This ensures good thermal paths as well as excellent ground points.
- The unit rises to $\sim 72^{\circ} \mathrm{C}\left(\mathrm{T}_{\mathrm{C}}\right)$ on the heat sink in still air (0 linear feet per minute (LFM)). The minimum recommended air flow is 100 linear feet per minute (LFM) in either direction across the heat sink (see Figure 21).


Figure 21. Temperature (Case) vs. Air Flow (Ambient)

## INPUT STAGE

The user is provided with a single-to-differential transformercoupled input. The input impedance is $50 \Omega$ and requires a 2.15 V p-p input level to achieve full scale.

## ENCODING THE AD10678

The AD10678 encode signal must be a high quality, low phase noise source to prevent performance degradation. The clock input must be treated as an analog input signal because aperture jitter can affect dynamic performance. For optimum performance, the AD10678 must be clocked differentially.

## OUTPUT LOADING

Take care when designing the data receivers for the AD10678. The complex, programmable logic device, 16-bit outputs drive $120 \Omega$ series resistors to limit the amount of current that can flow into the output stage. To minimize capacitive loading, there should be only one gate on each of the output pins. A typical CMOS gate combined with the PCB trace has a load of approximately 10 pF . Note that extra capacitive loading increases output timing and invalidates timing specifications. Digital output timing is guaranteed with a 10 pF load.

## ANALOG AND DIGITAL POWER SUPPLIES

Care must be taken when selecting a power source. Linear supplies are recommended. Switching supplies tend to have radiated components that can be coupled into the ADCs. The AD10678 features separate analog and digital supply and ground currents, helping to minimize digital corruption of sensitive analog signals.

## AD10678

The +3.3 VE supply provides power to the clock distribution circuit. The +3.3 VD supply provides power to the digital output section of the ADCs, the PECL-to-TTL translator, and the CPLD. Separate +3.3 VE and +3.3 VD supplies are used to prevent modulation of the clock signal with digital noise.

The +5.0 VA supply provides power to the analog sections of the ADCs. Decoupling capacitors are strategically placed throughout the circuit to provide low impedance noise shunts to ground. The +5.0 VA supply (analog power) should be decoupled to analog ground (AGND), and +3.3 VD (digital power) should be decoupled to digital ground (DGND). The +3.3 VE supply (analog power) should be decoupled to AGND. The evaluation board schematic and layout data provide a typical PCB implementation of the AD10678. Table 8 shows the PCB bill of materials.

## ANALOG AND DIGITAL GROUNDING

Although the AD10678 provides separate analog and digital ground pins, the device should be treated as an analog component. Proper grounding is essential in high speed, high resolution systems. Multilayer printed circuit boards are recommended to provide optimal grounding and power distribution. The use of power and ground planes provides distinct advantages. Power and ground planes minimize the loop area encompassed by a signal and its return path, minimize the impedance associated with power and ground paths, and provide a distributed capacitor formed by the power plane, printed circuit board material, and ground plane. The AD10678 unit has four metal standoffs (see Figure 10). MH2 is located in the center of the unit and MH1 is located directly below analog header P3. Both of these standoffs are tied to analog ground and should be connected accordingly on the
next level assembly for optimum performance. The two standoffs located near P1 and P2 (MH3 and MH4) are tied to digital ground and should be connected accordingly on the next-level assembly.

## OTHER NOTES

The circuit is configured on a 2.2 inch $\times 2.8$ inch laminate board with three sets of connector interface pads. The pads are configured to provide easy keying for the user. The pads are made for low profile applications and have a total height of 0.12 inches after mating. The part numbers for the header mates are provided in Figure 10. All pins of the analog and digital sections are described in the Pin Configurations and Function Descriptions section.

## EVALUATION BOARD

The AD10678 evaluation board provides an easy way to test the 16-bit, 80 MSPS ADC. The board requires a clock source, an analog input signal, two 3.3 V power supplies, and a 5 V power supply. The clock source is buffered on the board to provide a latch, a data ready signal, and the clock for the AD10678. To use the AD10678 data ready output to clock the buffer memory, remove R24 ( $0.0 \Omega$ ) and install a $0.0 \Omega$ resistor at R31 (DNI). The ADC digital outputs are latched on board by a 74LCX16374. The digital outputs and output clock are available on a 40 -pin connector, J1. Power is supplied to the board via uninsulated metal banana jacks.

The analog input is connected via an SMA connector, AIN. The analog input section provides a single-ended input option or a differential input option. The board is shipped in a single-ended analog input option. Removing a ground tie at E17 converts the circuit to a differential analog input configuration.

Table 8. PCB Bill of Materials

| Item | Quantity | Reference Designator | Description |
| :--- | :--- | :--- | :--- |
| 1 | 1 | J1 | Connector, 40-position header, male straight |
| 2 | 1 | U1 | IC, LV 16-bit, D-type flip-flop with 5 V tolerant I/O |
| 3 | 3 | L1 to L3 | Common-mode surface-mount ferrite bead $20 \Omega$ |
| 4 | 3 | J11 to J13 | Connector, 1 mm single-element interface |
| 5 | 6 | P1, P2, P8 to P10, P12 | Uninsulated banana jack, all metal |
| 6 | 2 | U5, U6 | IC, $3.3 \mathrm{~V} / 5 \mathrm{~V}$ ECL differential receiver/driver |
| 7 | 1 | U7 | IC, 3.3 V dual differential LVPECL to LVTTL translator |
| 8 | 1 | R24 | RES $0.0 \Omega 1 / 10 \mathrm{~W} 5 \% 0805$ SMD |
| 9 | 19 | R0 to R16, R20, R23 | RES $51.1 \Omega 1 / 10 \mathrm{~W} 1 \% 0805$ SMD |
| 10 | 1 | R17 | RES $18.2 \mathrm{k} \Omega 1 / 10 \mathrm{~W} 1 \% 0805$ SMD |
| 11 | 4 | R18, R19, R21, R22 | RES $100 \Omega 1 / 10 \mathrm{~W} 1 \% 0805$ SMD |
| 12 | 17 | C1, C10 to C13, C16 to C18, C23 to C26, C28 to C32 | CAP $0.1 \mu \mathrm{~F} 16 \mathrm{~V}$ ceramic X7R 0805 |
| 13 | 6 | C8, C9, C4, C15, C27, C33 | CAP $10 \mu \mathrm{~F}$ 10 V ceramic Y5V 1206 |
| 14 | 4 | J2, J3, J5, J6 | Connector, SMA jack 200 Mil STR gold |
| 15 | 1 | A1 | Assembly, AD10678BWS |
| 16 | 1 | AD106xx Evaluation Board | GS04483 (PCB) |



Figure 22. Evaluation Board Schematic


Figure 23. Evaluation Board Mechanical Layout, Top View


Figure 24. Evaluation Board Mechanical Layout, Bottom View


Figure 25. Evaluation Board Top Layer Copper


Figure 26. Evaluation Board Second Layer Copper


Figure 27. Evaluation Board Third Layer Copper


Figure 28. Evaluation Board Bottom Layer Copper

## Preliminary Technical Data

## OUTLINE DIMENSIONS



Top View


Figure 29. AD10678 Outline Dimensions
Dimensions shown in inches

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD10678BWS | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | Non-Herm Hybrid Surface Mount $\left(2.2^{\prime \prime} \times 2.8^{\prime \prime}\right)$ <br> Evaluation Board | WS-120 |

## AD10678

## NOTES


[^0]:    Rev. C
    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

[^1]:    ${ }^{1}$ Analog input signal power at -6 dBFS ; signal-to-noise (SNR) is the ratio of signal level to total noise (first five harmonics removed). Encode $=80$ MSPS. SNR is reported in dBFS, related back to converter full scale.
    ${ }^{2}$ Analog input signal power at -6 dBFS ; signal-to-noise and distortion (SINAD) is the ratio of signal level to total noise + harmonics. Encode $=80$ MSPS. SINAD is reported in dBFS, related back to converter full scale.
    ${ }^{3}$ Analog input signal equals -6 dBFS ; SFDR is the ratio of the converter full scale to the worst spur.
    ${ }^{4}$ Both input tones at -7 dBFS; two-tone intermodulation distortion (IMD) rejection is the ratio of either tone to the worst third-order intermodulation product.

[^2]:    ${ }^{1}$ Duty cycle $=50 \%$.

[^3]:    ${ }^{1}$ Equivalent pin configuration in Figure 22 is J 12.
    ${ }^{2}$ Equivalent pin configuration in Figure 22 is J 11.
    ${ }^{3}$ Equivalent pin configuration in Figure 22 is J13.

